



38度发烧友

BBS.38HOT.NET




TC 16 50 34401 fluke 187 140

38Hot Volt-Nuts > Solartron 7081 Repairing (continue)



TDS220
GDM-8055 ()
DL1740 500M
6612C

fluke 87v

1 2



2152 37

iddqd2001

Solartron 7081 Repairing (continue)

2012-01-08



yjm2000 (2012-01-08)

Previous part: <http://bbs.38hot.net/read.php?tid=12456>



Three month ago I was purchase a Solartron 7081 DMM. It's one of the first model, dated Apr. 1984.
1) My tests showed a huge input bias current and suspiciously large noise. After 8 hours of heating at 25 Celsius degrees input current was 330 pA causing a zero shift in the short-circuited input – 12 uV. After checking each critical item in the input circuits (attenuator, DC ranging, input amplifier with MDM channel) and installing the PTFE bushings and insulators input bias has been reduced down to 1-2 pA!




100


334

38





BEFORE




AFTER




2) After six weeks my Solartron 7081 became very ill: no LED signs, no display, no life at all. I'm spent amount of time to research Earthy Logic and Processor boards, I/O and memory map, disassemble some of the early ROM procedures, emulate 7081 firmware via 6809 CPU emulator, change RAM/ROM chips decoding structure to replace the old and rare 2564 and 6117 chips and adopt PCB for new 28F010 and 6264 ones. I'm recompiling all of the 2564 ROM contents (1984 year) to the linear block and add to it recompiled ROMs content by Dave Partridge (1986 year) and flash its to the one 28F010 EEPROM. Now the DMM came to life again and I'm continue to research the ADC and analog subsystem. This is the replaced parts, including old and broken boards interconnection cable, two semi-defective RAM and ROM chips:




This is the new sub-PCB with two banked ROM 28F010 and address decoders:







3) Next problem – extremely high ADC zero drift during 2-3 hours after the power up (up to 70 μV = 7ppm).




After the change of the integrators DC path op-amp ICL7650CPD to LTC1052CN, reference op-amps OP07EZ to selected OP97F, and after correction of the TCR of the reference divider with Cu wire the Solartron 7081 ADC zero drift was reduced to 15 uV (is equivalent to 0.1 ppm/C).









4) Finally, I've found a serious lack of the Solartron 7081 design: improper function of the periodic drift correction (ADC Zero, AutoZero), that lead to large DC voltage measurement errors (discontinuities), up to 5-7 ppm at the all ranges. The source of this problem is very simple: PWM ADC full settling time is much more than specified 13 ms. But the problem solution is hidden in the Floating Logic processor's firmware (IC803 ROM). IC803 firmware contains all of the hardware-specific delays, registers look-upables, two complicated finite-state machines, virtual software timers, software GLUGs integrator, inter-board messaging system interface, calibration NVRAM support e.t.c.





First of all I tried to build a Solartron 7081 processors IO/Memory maps and reconstruct inter-boards messaging system protocol. Then, within two weeks, I reversed the Floating Logic processor's firmware and drew one of the two Finite-State Machines. After that I wrote a patch code using the free areas at the end of the ROM space.



Earthy Logic I/O Map

Base address, hex	Devices
5C00	IC27 -> IC16 ?
5800	GPIB Address Switches
5400	PIA: Minate interface, NVClock, Beeper
5000	R/WQ, Floating UART
4C00	PIA: Keyboard, NVClock, Calibration key
4800	RS232
4400	GPIB I/O
4000	DMA Select

Floating Logic Memory Map

Address range, hex	Devices	
E000-FFFF	ROM	
C000-DFFF	Free space (no decoding)	
A000-A3FF, A400-A7FF	NVM pages	
8000-9FFF	Free space (no decoding)	
6000-7FFF	I/O space	
4000-5FFF	GLUG LO -	Read word at 3FFF-4000
2000-3FFF	GLUG HI - / Reset	
0000-1FFF	RAM, CPU internal registers and ports	

Floating Logic I/O Map

Port	6000h (OUT LO-)	6100h (OUT HI-)	6200h (OUT AC-)	6300 (OUT TC-)
bit 7	RATIO Control	RLD7 (protection)	AC	FRSS (6302h)
bit 6	I/P AMP Control	-	AC+DC	FAS (6304h)
bit 5	RATIO HI Control	RLD501 (TestK)	AC Filter	TC6
bit 4	Test0	RLD6 (in. Div100)	TestAC	TC5
bit 3	10 uA Control	RLD5 (in. InpAmp)	AC ?	TC4
bit 2	x100	RLD4 (Div100)	1	TC3

Earthy to Floating Processors messaging system

The basis of the Earthy and Floating Processors interface is a simple serial link and special messaging protocol. Serial link have a two selectable clocks: 76800 bauds for normal operation and 300 bauds for debug purposes.




Table 1 – Single message structure

Byte #	1	2	3	4	5	6	7	8
Function	81h	CRC	Range	Mode	Nines	State	Cmd	8Dh

Byte #	Function	Description
1	81h	Begin of the message flag / Message type
2	CRC	Message checksum = 0FFh – sum(byte[3:8])
3	Range	DMM Range selection. For DCV:
		0 = Auto 1 = 0.1 V 2 = 1.0 V 3 = 10 V 4 = 100 V 5 = 1000 V
4	Mode	DMM Mode selection:
		0 = VDC 1 = VAC 2 = Ohms 3 = VAC + VDC 4 = Test0 5 = Test10 6 = TestK 7 = TestAC ? 8 = Reference 9 = [1]+filt 0Ah = [3] + filt 0Bh = True Ohms
		Integration time / Digits selection:
5	Nines	3 = 3x9 4 = 4x9 5 = 5x9 6 = 6x9


```

IDA View-A
RAN:E923 ; ----- SUBROUTINE -----
RAN:E923
RAN:E923
RAN:E923 Test_Zero_on:
RAN:E923     ldaa    OUT_LO_Shadow
RAN:E925     anda    #0xFF ; '?'
RAN:E927     oraa    #0x10
RAN:E929     staa    OUT_LO_Shadow ; All inputs disabled, integrator shorts
RAN:E92B     ldd    #0
RAN:E92E     staa    byte_B9 ; ?
RAN:E930     staa    byte_3D ; ?
RAN:E932     staa    Integration_Done ; Integration is started
RAN:E934     std    Tick_counter_w
RAN:E936     std    T_int_Counter ; Clear GLUBS counter
RAN:E938     std    Buffer_05
RAN:E93A     std    Buffer_03 ; Clear Integrator
RAN:E93C     std    Buffer_01
RAN:E93E     ldaa    DMM_Mines
RAN:E940     staa    var_36 ; Temporarily store DMM_Mines
RAN:E942     cnpa    #6
RAN:E944     bcc    loc_E94A
RAN:E946     ldaa    #6
RAN:E948     staa    DMM_Mines ; If DMM_Mines<6 then DMM_Mines=6
RAN:E94A
RAN:E94A loc_E94A:
RAN:E94A     ; CODE XREF: Test_Zero_on+211j
RAN:E94A     jsr    Sample_Delay_Select
RAN:E94D     jsr    Tint_select
RAN:E950     ldaa    var_36
RAN:E952     staa    DMM_Mines ; Restore DMM_Mines
RAN:E954     ldaa    #1
RAN:E956     staa    byte_03 ; ?
RAN:E958     ldaa    #7
RAN:E95A     staa    State_Machine ; ?
RAN:E95C     ldx    #Buffer_qByte_0
RAN:E95F     stx    Buffer_qByte_Ptr
RAN:E961     clr    byte_33
RAN:E964     rts
RAN:E964 ; End of Function Test_Zero_on
RAN:E964
RAN:E965 ; ----- SUBROUTINE -----
RAN:E965
RAN:E965

```

Name window:

- F AB2I
- F %QAB
- D Message_A5
- F Transmit_Msg_A5
- F WMM_Chk_Pages
- A aDirEmFloat
- F Monitor_Enter
- A aBytec
- F Transmit_Hex
- F Receive_Hex
- F Receive_Char_Echo
- F Transmit_Test
- F Receive_Char
- F Transmit_Char
- C Man
- D Message_A3
- F Transmit_Msg_A3
- F Parsing_7F
- F SM_Chk_Mode8
- F Test_Zero_on
- F Update_State
- F Update_State_0_3
- F Tint_select
- F Chk_DMM_Mode_Range
- D Tint_array
- F OUT_Lookup_Apply
- F Input_RLDS_On
- F RATIO_Hi_on
- F RATIO_Hi_off
- F DMM_Range_Check
- F DMM_Range_Dec
- F OUT_Lookup_Addr
- D OUT_Lookup_Table
- D DMM_Modes_Table
- F Sample_Delay_Select
- F Sample_Delay_Set
- D Table_offsets
- C Update_State_4_7
- F Update_State_8_9
- F INT_Increment

0000E923 0000E923: Test_Zero_on
Line 129 of 146

Patch for Solartron 7081 Floating Processor ROM (VAF BSW 13 Fe 84)

Version 1.0b:

+ fixed AutoZero errata (wrong settling time)

Mickle T. aka iddq2001 (Russia), 2011

Procedure Test_Zero_On (modified code)

ROM offset	CPU offset	Opcodes	Mnemonics
923	E923	86 00	ldaa 00h
925	E925	97 68	staa OUT_HI_Shadow
927	E927	BD F2 10	jsr Test_Zero_Patch
92A	E92A	01	nop
...
94A	E94A	BD F2 20	jsr Test_Zero_Patch2
...

Procedure Test_Zero_Patch (new code)

ROM offset	CPU offset	Opcodes	Mnemonics
1210	F210	96 67	ldaa OUT_LO_Shadow
1212	F212	84 3F	anda 3Fh
1214	F214	8A 10	oraa 10h
1216	F216	97 67	staa OUT_LO_Shadow
1218	F218	39	rts

Procedure Test_Zero_Patch2 (new code)

ROM offset	CPU offset	Opcodes	Mnemonics
1220	F220	CC XX YY	ldd XYYY (Delay, ms) *
1223	F223	DD 3A	std Sample_Delay
1224	F224	39	rts

* For 3200 ms XX=0C, YY=80

OPTIONAL**Procedure Parsing_7F**

ROM offset	CPU offset	Opcodes	Mnemonics
...
8AB	E8AB	C1 0D	Auto-Zero interval *
...

* Default 0Dh=15 min, 1=65.6 sec.

```


RAM:E893 Parsing_7F:                                ; CODE XREF: RAM:loc_E87B7P
RAM:E893      ldaa    byte_7F                        ; CODE XREF: RAM:loc_E87B7P
RAM:E894      tst     byte_2E
RAM:E895      bne    loc_E8AF
RAM:E896      cmpa   #3
RAM:E897      beq    loc_E8BC ; Jump if =3
RAM:E898      ldab   DMH_Nines
RAM:E899      cmpb   #4
RAM:E89A      bcs   loc_E8BC ; Jump if DMH_Nines<4
RAM:E89B      tst     IC_Running_Flag
RAM:E89C      beq    loc_E8BC ; Jump if Tick Counter stopped
RAM:E89D      ldab   Tick_counter_hi_byte
RAM:E89E      cmpb   #5D ; Zero interval (15 min. default)
RAM:E89F      bcs   loc_E8BC ; Jump if less
RAM:E8A0      loc_E8AF:                                ; CODE XREF: Parsing_7F+51j
RAM:E8A1      clr    byte_3E
RAM:E8A2      cmpa   #A
RAM:E8A3      beq    loc_E8BC
RAM:E8A4      staa   byte_64
RAM:E8A5      ldaa   #A
RAM:E8A6      staa   byte_7F
RAM:E8A7

```

ROM checksum!!!

ROM offset	CPU offset	Opcodes	Mnemonics
0000	E000	ZZ	Checksum additional constant: ZZ+sum(E000:FFFF)=0



bbs.38hot.net



http://www.fileserve.com/file/kctz34r/7081_Docs.rar

http://www.fileserve.com/file/G36ugDs/7081_IC803_patched.rar

Now, the problem is solved:



bbs.38hot.net

[2012-01-08 18:12]

14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 +42 +12

- leobian 0101 +3 4F7AE57BFFE5E3FF0101n7A9B9DE5E54E 2012-01-12
- vr2whf 5AE71B +1 2012-01-12
- default 0101 +3 4F7AE57BFFE5E3FF0101n7A9B9DE5E54E 2012-01-10
- gaobingc 0101 +5 2012-01-09
- cuison 0101 +5 2012-01-09
- csczlz 0101 +3 4F7AE57BFFE5E3FF0101n7A9B9DE5E54E 2012-01-08
- 5AE71B 0101 +3 4F7AE57BFFE5E3FF0101n7A9B9DE5E54E 2012-01-08
- 51940452 0101 +5 4F7AE57B 2012-01-08
- lymex 5AE71B +3 4F7AE57BFFE5E3FF0101n7A9B9DE5E54E 2012-01-08
- lymex 0101 +5 4F7AE57BFFE5E3FF0101n7A9B9DE5E54E 2012-01-08

1
2



New life of the Solartron 7081



hldiy

1

2012-01-08





1458



23034



134



<http://shop62201038.taobao.com/>



LM399 AD588BQ LTZ1000 Itflu



iddqd2001

2012-01-08



Can't understand why appeared two last pictures in my post? Can't delete it





100

334

38



3: 2012-01-08





1663



1823



5



4: 2012-01-08



Move over the picture to be deleted, when the upper left corner box when prompted, choose the right [] either.

130 5885 1820 Q_Q 2 4 7 5 0 3 4

ruching.wong@hotmail.com





50 70 80 90



50 50 254

41 41 363

50 01 1

50 51 50 50 50 50

iddqd2001

6 50 50 50 50 50: 2012-01-08

50 50

50 50 50 50 50 50

50 50 50, thank you! Extra pictures deleted!

No problem with Google Translate. With it I can understand more then 80% of posts.

50 50



100

334

38



7: 2012-01-08



38





50 70 50
01 02 03



50 50 215
01 10

41 44 166
01 01

50 70 2
01 10

50 51 00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

cdma

8: 2012-01-08

50 70 50 01 02 03 04 05

Good good study day day up

50 50 01 02

50 50 01 02



48 50
01 02



53 56
01 02

587

41 44
01 02

22630

58 61
01 02

42

50 51 52
01 02 03

53 54 55
01 02 03

redtony

9 12 2012-01-08

53 54 55 56
01 02 03 04

43 46 49 52
01 02 03 04



56 59 62 65
01 02 03 04

40 43 46 49 52 55
01 02 03 04 05

56 59 62 65
01 02 03 04

53 56 59 62 65 68
01 02 03 04 05 06

58 59



72 4E 3E



87 1E

2659

41 84

694

58 1E

137

52 51 8C

53 8D 8F

redtony

10 10: 2012-01-08

18 74 55 74 8C 85 83 01 n 14 8C 40 8F 8E 4E









4E 8E

53 77 88 4F 8D






56 58

4E 8E



  2659
  694
  137
 

xplore

11     : 2012-01-08

Great 



824



824

869

46

824 869 46

mige062

12: 2012-01-08



824

824 869 46

824



88 57 77 88 0F



88 01 5E 485

41 01 44 704

88 01 12 23

88 01 51 8C 88 01 88 0F

csciz

14 8C 88 01 88 0E: 2012-01-08

88 77 88 8C 0A

4F 78 8E 78 0C 88 01 01 n 28 8C 88 0F 8E 4E

88 0E 58

88 88



00 00



888

11

35

00 00 00 00 00 00

38tt

15 2012-01-08

00 00 00 00

xplore

xplore:Great (2012-01-08 20:00)

00 00 00 00 00 00

00 00 00 00 00 00



50 70 80 90



50 50

479

41 41

11442

50 01

0

50 51 52

50 50 51

7r093

50 50

40 40

16 16: 2012-01-08

50 50 50 50

40 40 40 40 40 40 40 40

50 50

40 40



158

9089

4



iking921

17: 2012-01-08





2590



1503238851



25



roller

18: 2012-01-08



very interesting

but I wondered you have spent a lot time to repair this antique DMM is just for fun or it really can be used as an measuring instrument after repair?

I also like buy old instrument but i'd rather for keep them as antiques than use them as measuring instrument for their out of date hardware and software could not meet the requirement which an single chip would do



58 78



59 58

59

41 44

180

58 01

1



iking921

58 54

48 85

19 2012-01-08

58 77 58 08

xplore

xplore:Great

(2012-01-08 20:00)

58 78 58 01

Empty rectangular box at the top of the page.

Navigation links: Home, Forum, Search, 38hot, etc.

Powered by [phpwind v8.7](#) Certificate Copyright Time now is:01-11 03:06

©2003-2011 38Hot Volt-Nuts --38Hot Volt-Nuts Gzip enabled ICP 09201492 Total 0.083121(s) query 7,